python (12.9k questions)

javascript (9.2k questions)

reactjs (4.7k questions)

java (4.2k questions)

java (4.2k questions)

c# (3.5k questions)

c# (3.5k questions)

html (3.3k questions)

Questions - fpga

Installing Vivado ML 2021.2 in CentOs but process is hang in 'Generating installed device list'

anybody can help me figure out why the installation is hanging on 'Generating installed device list' and how to solve it without starting the process all over. I am working on CentOs. Thanks in advanc...
test-img

Hellen P

centos

fpga

xilinx

vivado

Votes: 0

Answers: 4

Latest Answer

I think this happens due to following missing packages: libstdc++6:i386 libgtk2.0-0:i386 dpkg-dev:i386 ncurses5-compat-libs python3-pip libtinfo5 libncurses5
test-img

BZKN

When simulating verilog output using Icarus, is there a way to include FPGA hardware features such as RAM in the simulation?

I'm new to FPGA, and have started out with an iceBreaker board using the ICE40UP5K chip. I'm aiming to make a LED display driver, driving something similar to HUB75 used on popular display modules. I'...
test-img

MickJC75

simulation

fpga

icarus

Votes: 0

Answers: 1

Latest Answer

Yes, of course - there is a library of simulated ICE40 cells included in Yosys: https://github.com/YosysHQ/yosys/blob/master/techlibs/ice40/cells_sim.v
test-img

SK-logic

How To Convert .bit file to .bin

I am following a tutorial on how to program the PL at run time for my ZedBoard. Tutorial Here. But I am stuck on the step where it says to Convert.bit into.bin. From my understanding the difference be...
test-img

RMarms

fpga

xilinx

zynq

xsdk

Votes: 0

Answers: 1

Latest Answer

Following are some of the options: Once you have generated the bitsteam (.bit file) from Vivado/Vitis, run the following command to get a boot image (.bin file): bootgen -image boot.bif -o i boot.bin...
test-img

BZKN

Missing ROM files when building linux-on-litex

To get familiar with my Lattice ECP5-evn and the LiteX toolchain I am trying to build linux-on-litex. But already in the simulation I'm running into trouble. I'm using virtual box with the latest ubun...
test-img

Anteino

linux

fpga

lattice

Votes: 0

Answers: 1

Latest Answer

https://github.com/litex-hub/linux-on-litex-vexriscv/issues/164 You can get prebuilt bitstream here, just put them on images directory
test-img

Trung Nguyễn Ngọc

Posts

Questions

Blogs

Jobs