python (12.9k questions)

javascript (9.2k questions)

reactjs (4.7k questions)

java (4.2k questions)

java (4.2k questions)

c# (3.5k questions)

c# (3.5k questions)

html (3.3k questions)

Questions - icarus

When simulating verilog output using Icarus, is there a way to include FPGA hardware features such as RAM in the simulation?

I'm new to FPGA, and have started out with an iceBreaker board using the ICE40UP5K chip. I'm aiming to make a LED display driver, driving something similar to HUB75 used on popular display modules. I'...
test-img

MickJC75

simulation

fpga

icarus

Votes: 0

Answers: 1

Latest Answer

Yes, of course - there is a library of simulated ICE40 cells included in Yosys: https://github.com/YosysHQ/yosys/blob/master/techlibs/ice40/cells_sim.v
test-img

SK-logic

Testing multiple configurations of parameterizable modules in a Verilog testbench

Say I have a Verilog module that's parameterizable like the below example: // Crunches numbers using lots of parallel cores module number_cruncher #(parameter NUMBER_OF_PARALLEL_CORES = 4) (in...
test-img

John M

verilog

system-verilog

test-bench

icarus

Votes: 0

Answers: 1

Latest Answer

Since $value$plusargs is evaluated at runtime, it can not be used to set parameter values, which must be done at compile-time. However, if you use generate to instantiate multiple instances of the des...
test-img

toolic

Posts

Questions

Blogs

Jobs