python (12.9k questions)

javascript (9.2k questions)

reactjs (4.7k questions)

java (4.2k questions)

java (4.2k questions)

c# (3.5k questions)

c# (3.5k questions)

html (3.3k questions)

Questions - test-bench

No output data in sinc3 filter simulation

I have the following code for sinc3 digital filter in verilog:- `timescale 1ns / 1ps module dec256sinc24b (input mclk1, /* used to clk filter */ input reset, /* used to reset filter */ input mdata1, ...
test-img

Pressing_Keys_24_7

verilog

test-bench

Votes: 0

Answers: 2

Latest Answer

The problem is how you are driving the reset from your testbench. Your design uses an active-high reset, but your testbench sets the reset to 1 for most of the simulation, keeping the design always i...
test-img

toolic

How can I use display or monitor in verilog to check a register

I have 2 Modules. One is Register_File_Rf which is a file of 32 Registers I have created. I want to be able to see what every single register is storing. Can I do this with $display or $monitor someho...
test-img

Xhulio Xhelilai

verilog

test-bench

Votes: 0

Answers: 1

Latest Answer

Yes, you can do this with either $display or $monitor. Typically, $monitor would be called inside an initial block since it should only be called at one time in your simulation. It automatically disp...
test-img

toolic

Testing multiple configurations of parameterizable modules in a Verilog testbench

Say I have a Verilog module that's parameterizable like the below example: // Crunches numbers using lots of parallel cores module number_cruncher #(parameter NUMBER_OF_PARALLEL_CORES = 4) (in...
test-img

John M

verilog

system-verilog

test-bench

icarus

Votes: 0

Answers: 1

Latest Answer

Since $value$plusargs is evaluated at runtime, it can not be used to set parameter values, which must be done at compile-time. However, if you use generate to instantiate multiple instances of the des...
test-img

toolic

I am trying use the output of a 16-bit encoder as to give input to the register (PIPO)

I am trying use the output of a 16-bit encoder as to give input to the register(PIPO). The 16-bit encoder will give 4-bit binary output; these 4-bit binary output will be given as input to the registe...
test-img

Sobebar Ali

verilog

test-bench

iverilog

Votes: 0

Answers: 2

Latest Answer

The error message tells you that you must not assign values to pipo_in in the testbench because you connected it to a module instance output. You also must not declare it as a reg; change it to a wir...
test-img

toolic

Posts

Questions

Blogs

Jobs