python (12.9k questions)

javascript (9.2k questions)

reactjs (4.7k questions)

java (4.2k questions)

java (4.2k questions)

c# (3.5k questions)

c# (3.5k questions)

html (3.3k questions)

Questions - synthesis

I am getting error when check my systemverilog code in quartus II

I have this simple code checked with Quartus II. First, It gives me error 5000 iterations for loop limit then I try to change verilog constant loop limit variable in settings and now it is giving me t...
test-img

Dang Nhat

hardware

modelsim

quartus

intel-fpga

synthesis

Votes: 0

Answers: 1

Latest Answer

There a coding issue and maybe a resource utilization issue. The coding issue: The code infers block ram, and is attempting initialize/reset it. In general you can't reset block rams using a single in...
test-img

Mikef

Are SystemVerilog packed arrays row or column major for literal assignment?

I want to use multi-dimensional arrays for some SystemVerilog code that I intend to synthesize. My understanding is that packed arrays are essentially a big vector that can be indexed slice or element...
test-img

darsnack

arrays

system-verilog

synthesis

Votes: 0

Answers: 1

Latest Answer

There are a couple of problems with your code. The use of the single number range [2] is not allowed and the 1800-2023 LRM will be more explicit about why this is not allowed. Some tools have allowed ...
test-img

dave_59

Vivado: Mismatch between behavioral simulation and post-synthesis functional simulation

I have a strange problem in Vivado. The goal is to initialize spi for an adc with the Xilinx Artix-100T FPGA in VHDL. But, there is a mismatch between the behavioral simulation and post-synthesis func...
test-img

Sebastian90

vhdl

synthesis

Votes: 0

Answers: 1

Latest Answer

A mismatch means that the synthesizer could not infer the correct logic form your VHDL description: the synthesis doesn't understand the entirety of VHDL. You have to program it in a specific way, as ...
test-img

JHBonarius

Posts

Questions

Blogs

Jobs