python (12.9k questions)

javascript (9.2k questions)

reactjs (4.7k questions)

java (4.2k questions)

java (4.2k questions)

c# (3.5k questions)

c# (3.5k questions)

html (3.3k questions)

Questions - modelsim

I am getting error when check my systemverilog code in quartus II

I have this simple code checked with Quartus II. First, It gives me error 5000 iterations for loop limit then I try to change verilog constant loop limit variable in settings and now it is giving me t...
test-img

Dang Nhat

hardware

modelsim

quartus

intel-fpga

synthesis

Votes: 0

Answers: 1

Latest Answer

There a coding issue and maybe a resource utilization issue. The coding issue: The code infers block ram, and is attempting initialize/reset it. In general you can't reset block rams using a single in...
test-img

Mikef

Why this process is executed when the simulation starts

This is a simple entity just to know the usage of "process" My question is: Why the process is executed when the simulation just starts? I think the process wakes up when the signals in the ...
test-img

Hao Alessandro

vhdl

fpga

hdl

modelsim

asic

Votes: 0

Answers: 1

Latest Answer

All processes will execute at least once at time 0. A process with a sensitivity list is assumed to have a wait on <list> as the last statement in the process. You can read this in VHDL LRM Sect...
test-img

Tricky

Posts

Questions

Blogs

Jobs